Abstract-A study [1] shows that the data came from operational tests of systems between 1985 to 1990 and 1996 to 2000, the percentage of systems meeting reliability requirements decreased from 41 percent to 20 percent.As system complexity increases, testability is alarming in almost every applications development.There is a need to put more efforts to address the issues of testability at the device, board and system level in order to deliver more consistently reliable and cost effective products to the market. In the current industry, the highest acceptable defects parts per millions,DPM is 500 DPM or lower. To achieve 200 DPM in matured process that typically yield 99%, the test coverage requirement is 98%. This paper will address the DC coverage improvement through the proposed gate strength aware modeling.
, it is concluded that a large percentage of systems failed to meet the required operational reliability and the trend is worsened in year 1996 to 2000 demonstrated operational reliability versus requirements. Hence there is a need to address system testability in every application developments at the device, board and system levels in order to deliver consistently reliable and cost effective products to the market place. The failures in integrated circuits, IC can be group by physical failure, electrical failure, in-process failure and reliability failure shown in Fig. 3 . Figure 3 . IC failure classification [2] - [15] From Fig. 3 , the electrical failure can be properly verified through design for testability,(DFT) technique. Design for testability(DFT) technique is divided into ad-hoc methods and structured methods shown in Fig. 4 . From Fig. 4 , for the ad-hoc DFT technique, the required DFT guidelines are:
 Partition large circuits into smaller subcircuits to reduce test generation cost  Insert test points to enhance controllability and observability  Design circuits to be initializable  Provide logic to break global feedback paths  Avoid the use of redundant logic  Keep analog and digital circuits physically apart  Avoid the use of asynchronous logic For ATPG deployment, there are 2 basic restrictions that users must aware [16] :
 ATPG tool cannot handle bidirectional devices such as tranif in Verilog primitive gate  Faults are considered at the ports of the lowest module in the netlist Besides the 2 basic ATPG restrictions, a design has to comply with scan design rules to utilize the scan structure and to achieve the target fault coverage goal. The details of basic scan design rules are shown in Table I . In this paper, the discussion of stuck-at-fault test will compare the default stuck-at-fault test flow coverage against 1) Cell aware stuck-at-fault test coverage improvement [17] - [20] .
2) The proposed's gate strength aware stuck-at-fault test coverage improvement.
Hopefully, the readers can benefit from the sharing.
II. DEFAULT DC COVERAGE FLOW
For the default automatic test pattern generator, ATPG flow for stuck-at-fault test, users are allowed to increase the test abort level as well as to complement the basic scan with N cycle of sequential capture in order to improve stuck-at-fault coverage at the expense of ATPG runtime. The typical automatic test pattern generator, ATPG flow is shown in Fig. 5 . As the ATPG library modeling does not reflect the impact of gate's drive strength, the default approach to improve the test coverage is to collapse the fault count hence reduce the total fault count and the untestable fault nodes. The difference between the collapsed fault and uncollapsed fault is shown in Table II.   TABLE II Table II , the collapsed's fault is 50% of uncollapsed fault for buffer and inverter logic gate, and 33% of uncollapsed fault for AND gate, OR gate, NAND gate and NOR gate. The difference between AND gate's collapsed and uncollapsed fault can be explain as follow:
 Stuck at zero (SA0) at any inputs is equivalent to stuck at zero (SA0) at the output.
 Stuck at one (SA1) at output is dominated by stuck at one (SA1) at both inputs. Hence, for AND gate collapsed's fault, the stuck at zero, SA0 will result in 3 faults while the stuck at one, SA1 is dominance fault which can observe directly from the gate's output. The resulting total collapsed's faults for 2 input AND gate is 4 faults.
As buffer, inveter, AND, OR, NAND and NOR gate made up for majority of IP cell counts, the collapsed's fault reporting approach greatly reduces the total faults' counts and improves the effective fault coverage. The result of full chip collapsed's coverage report versus uncollapsed's coverage report is shown in Table III . From Table III , the collapsed-fault-coverage report improves the fault coverage from 99.24% to 99.32% by reducing the total faults' count. To achieve a low defect per million, 0.1% improvement in fault coverage is a significant improvement.
III. CELL AWARE ATPG MODELING
For cell aware ATPG modeling introduced by Mentor [17] - [20] , the primary objective is to improve the bridging coverage and it involves library modeling for Mentor's ATPG tool. It can be illustrated with 3-to-1 input MUX logic based pattern set required. To test 3-to-1 input MUX, the logic based pattern required is shown in Table IV . To detect the bridging fault from S1 to D2 node, the test pattern required is shown in Table V .
By comparing Table IV and Table V , to cater for the additional bridging fault, additional 1 pattern is required. Bridging fault can be detected through the capacitive coupling report for bridging test shown in Fig. 6 while the library modeling remain unchanged. For the default 3-to-1 Mux modeling, the typical fault count reported from automatic test pattern generator (ATPG) tool is 12 faults, as 3-to-1 multiplexer has 5 input ports and 1 output ports. By leveraging the cell aware technology to model the 3-to-1 multiplexer, MUX, the library modeling can be modeled as Fig. 7 to reflect the physical construction. 
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014

©2014 Engineering and Technology Publishing
From Table VI , it is observed that the pattern count for cell aware modeling remain unchanged, however the detectable fault counts increase from 12 to 28 faults. Hence cell aware modeling may result in better fault coverage report based on the cell implementation. The cell aware library modeling for 3-to-1 Mux is shown in Fig. 8 .
The ATPG flow in Fig. 5 is repeated by replacing the default library modeling with cell aware library modeling and the ATPG result is shown in Table VII . From Table VII , cell aware library modeling produces better uncollapsed fault coverage report than the default library modeling approach, due to increase of detectable fault counts. It is observed that the collapsed fault coverage report for cell aware library modeling does not guarantee to produce better test coverage than uncollapsed fault coverage report, unlike the default DC coverage flow's observation. The total collapsed faults reported in cell aware library modeling approach, is slightly higher than the default library modeling's total collapsed faults. This observation is expected, as not all cell functions will reduce the fault counts in collapsed format. The pattern counts' increment with cell aware modeling is negligible.
IV. GATE STRENGTH AWARE ATPG MODELING
For a standard cell physical library, it is constructed with fixed physical's height such as 9 tracks cell or 12 tracks cells, as standard offerings from the foundry. As a result of fixed physical height, the width of the transistor is fixed. To cater the need of drive strength's variation through uniform width and height of transistor, the transistor outputs are connected in parallel to improve the drive strength. Hence a buffer with higher drive strength can be viewed as super buffer shown in Fig. 9 . The library modeling of gate strength can be equated with either of the following approaches:
 The ratio of output driver' transistor counts to the smallest drive strength of equivalent cell.
 The total transistor's width and length of output driver to the transistor's total width and length of the equivalent cell with smallest drive strength. For the ATPG modeling to reflect the gate drive strength, the cell has to connect in series shown in Fig. 10 , to avoid output contention violation. From Fig. 10 , the collapsed-fault report for buffer and inverter with gate strength aware modeling will remain unchange while the uncollapsed faults for buffer and inverter will be greater than 4, pending on the gate strength of logic cell.
The ATPG flow in Fig. 5 is repeated by replacing the default library modeling with cell aware library modeling and gate strength aware library. The ATPG result is shown in Table VIII From Table IX , it concludes that cell aware and gate strength aware modeling will improve the uncollapsed fault coverage report, at the cost of additional effort in library modeling. For gate strength aware ATPG, it can be implement through library modification or enhanced made by the ATPG tool vendor, to allow users to provide the uncollapsed-fault's weight for standard cells' ports with different drive strength.
